Transparent, educational 5-stage pipeline CPU simulator: hazard detection, data forwarding, and a real-time TUI/Qt6 GUI that shows every stall and flush. MIPS means "without interlocked pipeline stages" — clearCore adds them back. MIPS today, RISC-V next, on a shared ISA-agnostic core. C++20 · FTXUI · Qt6..
Screenshots
Install
If this does not work, see FAQ#1
If this button doesn't work, see FAQ #1
How to install?
Screenshots
Sites
Sources
Exact match
Name match
Description match
No applications found
No applications found matching "{0}"
Try selecting "All architectures" or broadening your search keywords.
Check for typos or try searching with different keywords.
Clear search
{0} results
Failed to load apps.